|
Product Details:
|
| Number Of Channels：: | 2 Transmit, 2 Receive | Frequency Range：: | 0-600MHZ |
|---|---|---|---|
| Bandwidth:: | Up To 160MHz Per Channel | Feature:: | A Large User-programmable Kintex-7 FPGA |
| FPGA: | XC7K410T | DAC:: | 16 Bits |
| High Light: | Universal Software Radio Peripheral USRP XC7K410T,16 Bits ETTUS USRP X310,ettus x310 16 bits |
||
Universal Software Radio Peripheral USRP-LW X310, Compatible with ETTUS USRP X310
Product Overview
USRP-LW X310 is a high-performance, scalable SDR platform for designing and deploying next generation wireless communications systems. The hardware architecture combines two extended-bandwidth daughterboard slots covering 0 – 6 GHz with up to 160 MHz of baseband bandwidth, multiple high-speed interface options (PCIe, dual 10 GigE, dual 1 GigE), and a large Kintex-7 FPGA in a convenient desktop or rack-mountable half-wide 1U form factor.
Main Features
1. At the heart of the USRP-LW X310, the XC7K410T FPGA provides high-speed connectivity between all major components within the device including radio frontends, host interfaces, and DDR3 memory.
2. The default FPGA core provided with UHD provides all of the functional blocks for digital down-conversion and up-conversion, fine-frequency tuning, and other DSP functions allowing it to be interchangeable with other USRP devices using the UHD architecture.
3. The large Kintex-7 FPGA provides additional space for developers to incorporate custom DSP blocks and is compatible with a large number of USRP supported development frameworks, reference architectures, and open source projects.
Schematic diagram
Detailed performance:
Technical Parameters:
| Parameter category | numeric value | unit | Parameter category | numeric value | unit |
| Input/Output | RF performance parameters when paired with SBX-LW 120 | ||||
| DC voltage input | 12 | V | Single-sideband signal/image rejection | -35/50 | dBc |
| Power consumption | 45 | W | Phase noise | ||
| Convert module parameters | 3.5GHz | 1.0 | degRMS | ||
| ADC sampling rate (max | 200 | MS/s | 1MHz | 1.5 | degRMS |
| ADC resolution | 14 | bits | Output power | ＞10 | dBm |
| DAC sampling rate | 800 | MS/s | Enter a third-order intercept point | 0 | dB |
| DAC resolution | 16 | bits | Noise figure | 8 | dB |
| With host maximum rate (16b). | 200 | MS/s | Physical properties | ||
| Local vibration accuracy | 2.5 | ppm | Operating temperature | 0-55 | C |
| GPSDO precision is not locked | 20 | ppb | size | 290×225×50 | mm |
| Weight (2 sheets SBX-LW 120). | 1.8 | kg | |||
Product Summary:
The USRP-LW X310 offers a variety of high speed interfaces to choose from. On the panel of the box, the Gigabit Ethernet port is the easiest way to connect. For applications with extended bandwidth and low latency, such as PHY/MAC research, the LW X310 provides an efficient bus interface PCIe x4 for this deterministic operation. When the application uses network records or multi-node processing, 10G ports are the best choice. The USRP-LW X310 includes many additional features that will help with some other wireless applications. For example, in FPGA design, 1GB DDR3 on the motherboard can be used as data buffering and data storage. The optional internal GPSDO provides a highly accurate frequency reference when synchronized to a GPS system with a synchronization delay of less than 50ns. Allows the user to control external components such as amplifiers and switches through the GPIO interface, supports inputs such as event triggers, and observes debug signals. The USRP-LW X310 also includes an internal JTAG adapter that allows developers to easily load and debug new FPGA images.
System development environment:
Performance comparison between Networked series and X series FPGA:
Included in This Equipment:
1. USRP-LW X310
2. Gigabit network port
3. SFP+Gigabit adapter
4. Power Supply
5. USB2.0JTAG cable
6. Four SMA-Bulkhead Cables
Test of USRP-LW X310
The test report of X310 and 3 daughterboards(WBX, SBX, UBX)can be viewed in the details of daughterboards
Contact Person: Mr. Chen
Tel: 18062514745
