Software Defined Radio,USRP-LW X310, Compatible with ETTUS USRP X310
USRP-LW X310 is a high-performance, scalable software defined radio (SDR) platform for designing and deploying next generation wireless communications systems. The hardware architecture combines two extended-bandwidth daughterboard slots covering DC – 6 GHz with up to 120 MHz of baseband bandwidth, multiple high-speed interface options (PCIe, dual 10 GigE, dual 1 GigE), and a large user-programmable Kintex-7 FPGA in a convenient desktop or rack-mountable half-wide 1U form factor. In addition to providing best-in-class hardware performance, the open source software architecture of X310 provides cross-platform UHD driver support making it compatible with a large number of supported development frameworks, reference architectures, and open source projects.
High-Performance User-Programmable FPGA
At the heart of the USRP X310, the XC7K410T FPGA provides high-speed connectivity between all major components within the device including radio frontends, host interfaces, and DDR3 memory. The default FPGA core provided with UHD provides all of the functional blocks for digital down-conversion and up-conversion, fine-frequency tuning, and other DSP functions allowing it to be interchangeable with other USRP devices using the UHD architecture. The large Kintex-7 FPGA provides additional space for developers to incorporate custom DSP blocks and is compatible with a large number of USRP supported development frameworks, reference architectures, and open source projects.
||Kintex 7 -410T
|Streaming Bandwidth per Channel (16-bit)
Multiple High-Speed Interface Options
The USRP X310 provides multiple interface options. Out of the box, 1 GigE provides a convenient way to get started. For extended bandwidth and lower latency applications such as PHY/MAC research, PCIe x4 provides an efficient bus for deterministic operation. Applications using network recorders or multiple processing nodes can be best served by the 10 GigE interface option.
The USRP-LW X310 offers a variety of high speed interfaces to choose from. On the panel of the box, the Gigabit Ethernet port is the easiest way to connect. For applications with extended bandwidth and low latency, such as PHY/MAC research, the LW X310 provides an efficient bus interface PCIe x4 for this deterministic operation. When the application uses network records or multi-node processing, 10G ports are the best choice. The USRP-LW X310 includes many additional features that will help with some other wireless applications. For example, in FPGA design, 1GB DDR3 on the motherboard can be used as data buffering and data storage. The optional internal GPSDO provides a highly accurate frequency reference when synchronized to a GPS system with a synchronization delay of less than 50ns. Allows the user to control external components such as amplifiers and switches through the GPIO interface, supports inputs such as event triggers, and observes debug signals. The USRP-LW X310 also includes an internal JTAG adapter that allows developers to easily load and debug new FPGA images.
System development environment:
Performance comparison between Networked series and X series FPGA:
Included in This Equipment:
1. USRP-LW X310
6. Four SMA-Bulkhead Cables
Test of USRP-LW X310
The test report of X310 and 3 daughterboards(WBX, SBX, UBX)can be viewed in the details of daughterboards