|
Product Details:
|
| Number Of Channels：: | 1 Transmit, 1 Receive | Frequency Range：: | 70MHz-6000MHz |
|---|---|---|---|
| Bandwidth:: | Up To 56MHZ | Size:: | 83.3 X 50.8 X 8.4 Mm |
| FPGA:: | Xilinx Spartan-6 XC6SLX150 | ADC:: | 12 Bits |
| High Light: | USB SDR Transceiver 6.1×9.7×1.5cm,6.1×9.7×1.5cm SDR USB Transceiver,6.1×9.7×1.5cm USB SDR |
||
Universal Software Radio Peripheral,USRP-LW B205mini, Compatible with ETTUS USRP B205mini
Overview
USRP-LW B205mini is one 6.1×9.7×1.5cm Small size industriallevel softwareRadio equipment.
The device features an industrial-grade programmable Xilinx Spartan-6 XC6SLX150 FPGA with ADI's AD9364 RF integrated circuit on the transmit front end, which supports 70MHz to 6GHz With an RF range and an instantaneous bandwidth of 56MHz, it is a cost-effective transceiver.
The USRP-LW B205mini also supports some connectors, such as GPIO, JTAG connector, supporting PPS trigger synchronization or 10MHz reference clock synchronization. The USRP Hardware Driver (UHD) enables users to efficiently develop applications and then transition to designing high-performance USRP-LW X-Series or embedded USRP-LW E-Series devices.
The USRP-LW B205mini device kit includes: one USRP-LW B205mini and one USB 3.0 cable.
Features
|
• Compact size and highly integrated The RF range covers 70 MHz–6 GHz |
• Maximum supported real-time bandwidth of 56MHz Reference sample rate of 61.44 MS/s |
| • Programmable Spartan 6 XC6SLX150 FPGA | • Open source UHD supports multiple frameworks |
| • Support for the GNU Radio open source software framework | • Requires UHD 3.9.2 or newer driver version support |
| • Supports high-speed USB 3.0 connections | • GPIO common interface and JTAG debugging capabilities |
| • Supports 10 MHz reference clock or PPS synchronization |
USRP-LW B205mini Technical data:
| Parameter category | numeric value | unit | Parameter category | numeric value | unit |
| Input/Output | Local vibration accuracy | ±2.0 | ppm | ||
| DC voltage input | 5 | V | RF performance parameters | ||
| Convert module parameters | Enter a third-order intercept point | -21 | dBm | ||
| ADC sampling rate (max | 61.44 | MS/s | Output power | >9 | dBm |
| ADC resolution | 12 | bits | Noise figure | <8 | dB |
| DAC sampling rate | 61.44 | MS/s | Physical characteristics | ||
| DAC resolution | 12 | bits | size | 6.1×9.7×1.5 | cm |
| With host maximum rate (16b). | 61.44 | MS/s | weight | 115.0 | g |
Contact Person: Mr. Chen
Tel: 18062514745
